01:21.31 |
*** join/#brlcad cvds__
(~leila@e255180.upc-e.chello.nl) |
01:29.46 |
*** join/#brlcad louipc
(~louipc@archlinux/fellow/louipc) |
01:30.32 |
*** join/#brlcad cvds__
(~leila@e255180.upc-e.chello.nl) |
02:00.40 |
*** join/#brlcad xth1
(~thiago@201.82.138.218) |
02:30.19 |
brlcad |
crdueck: was just reviewing your sf patch
3513062 ... |
02:30.48 |
brlcad |
crdueck: hard to believe that was sufficient
with strict compilation and i/o testing |
02:47.54 |
crdueck |
brlcad: erm, that definitely should have been
rejected a long time ago. that was an admittedly poor attempt,
submitted before i had my build environment working. it definitely
does not compile... sorry about that |
02:51.49 |
*** join/#brlcad cvds_
(~leila@e255180.upc-e.chello.nl) |
02:57.18 |
brlcad |
crdueck: do you plan on working on it some
more, or should I just close it out? |
03:00.38 |
CIA-65 |
BRL-CAD: 03tbrowder2 * r50635
10/brlcad/trunk/src/libbu/test_vls.c: add another vls regression
test |
03:02.19 |
crdueck |
i tried a more thorough attempt, and the new
size_t type causes a lot of typechecking errors with other
functions. its hardly a trivial patch, requiring a lot of testing.
I don't think i'll be working on it now that the coding period has
begun. |
03:02.34 |
brlcad |
crdueck: okay, thanks |
03:02.55 |
brlcad |
thanks for trying too, I didn't think that one
was easy :) |
07:31.22 |
*** join/#brlcad d_rossberg
(~rossberg@BZ.BZFLAG.BZ) |
07:47.16 |
*** join/#brlcad stas
(~stas@82.208.133.12) |
08:05.12 |
*** join/#brlcad ksuzee
(~ksuzee91@46.149.82.166) |
08:18.34 |
*** part/#brlcad ksuzee
(~ksuzee91@46.149.82.166) |
08:22.32 |
*** join/#brlcad kane_
(~kane@e181163223.adsl.alicedsl.de) |
08:24.17 |
*** join/#brlcad ksuzee
(~ksuzee91@46.149.82.166) |
08:31.12 |
*** join/#brlcad andrei
(~andrei@5-12-64-92.residential.rdsnet.ro) |
08:48.01 |
*** join/#brlcad andrei
(~andrei@5-12-64-92.residential.rdsnet.ro) |
09:07.28 |
CIA-65 |
BRL-CAD: 03Plussai 07http://brlcad.org * r3713
10/wiki/User:Plussai/GSoC_2012_log: /* 10 May 2012 */ |
09:11.37 |
CIA-65 |
BRL-CAD: 03Plussai 07http://brlcad.org * r3714
10/wiki/User:Plussai/GSoC_2012_log: /* 12 May 2012 */ |
09:14.22 |
CIA-65 |
BRL-CAD: 03Plussai 07http://brlcad.org * r3715
10/wiki/User:Plussai/GSoC_2012_log: /* 12 May 2012 */ |
09:14.40 |
CIA-65 |
BRL-CAD: 03Plussai 07http://brlcad.org * r3716
10/wiki/User:Plussai/GSoC_2012_log: /* 13 May 2012 */ |
10:44.20 |
CIA-65 |
BRL-CAD: 03Mesut 07http://brlcad.org * r3717
10/wiki/User:Mesut/Reports: |
11:04.58 |
CIA-65 |
BRL-CAD: 03bob1961 * r50636
10/brlcad/trunk/src/tclscripts/lib/Ged.tcl: Clear mLastDataIndex
after data move. |
12:05.18 |
andrei |
Hello |
12:05.51 |
andrei |
brlcad, I just read the email from you
regarding the wiki page |
12:06.08 |
andrei |
I remember updating it quite some weeks
ago. |
12:06.56 |
andrei |
http://brlcad.org/wiki/User:Popescu.andrei1991#GsoC_2012_progress |
12:52.02 |
CIA-65 |
BRL-CAD: 03tbrowder2 * r50637
10/brlcad/trunk/regress/vls.sh: correct name of error log |
13:02.45 |
*** join/#brlcad kane_
(~kane@e182053064.adsl.alicedsl.de) |
13:09.21 |
brlcad |
andrei: you were supposed to also update
http://brlcad.org/wiki/Google_Summer_of_Code/2012 |
13:09.33 |
brlcad |
since you weren't ready when it was initially
prepared |
13:10.27 |
brlcad |
that said, g'morning all! |
13:12.55 |
andrei |
so I should update the FIXME with
http://brlcad.org/wiki/User:Popescu.andrei1991#GsoC_2012_progress |
13:12.57 |
andrei |
? |
13:14.13 |
brlcad |
yes, just like all the others ;) |
13:15.21 |
CIA-65 |
BRL-CAD: 03Popescu.andrei1991 07http://brlcad.org * r3718
10/wiki/Google_Summer_of_Code/2012: /* Package Library Extensions
*/ |
13:15.43 |
brlcad |
thanks |
13:15.49 |
andrei |
nah, was my bad. |
13:16.06 |
brlcad |
how goes the coding? |
13:17.35 |
brlcad |
~seen anuragmurty |
13:17.46 |
ibot |
anuragmurty <~anurag@14.139.128.12> was
last seen on IRC in channel #brlcad, 5d 23h 49m 37s ago, saying:
'hello sean!'. |
13:17.52 |
andrei |
I m not coding because this academic year is a
mess |
13:17.56 |
andrei |
yet* |
13:18.13 |
brlcad |
oh noes! |
13:18.22 |
brlcad |
what's the problem? |
13:18.42 |
andrei |
well, our homeworks deadlines prolonged into
the exam session. |
13:18.53 |
andrei |
if I only had to study, I could have worked
for brlcad without so much trouble |
13:19.34 |
andrei |
I believe I ll catch up pretty fast with the
rest |
13:19.37 |
brlcad |
I remember your long e-mail, but it sounded
like things should get better quickly |
13:20.04 |
andrei |
well I m currently working on the last
homework, which is a prolog one. |
13:20.17 |
andrei |
so yeah, after sunday I should only have
exams. |
13:20.31 |
andrei |
( that means I could at least work to get
commit access if not more) |
13:20.58 |
brlcad |
that will put you a solid week behind everyone
-- is there any way to dedicate an hour or two a day to your
project? |
13:21.07 |
brlcad |
just so some progress is being made |
13:21.30 |
CIA-65 |
BRL-CAD: 03tbrowder2 * r50638
10/brlcad/trunk/regress/vls.sh: make name consistency a little more
robust |
13:22.36 |
andrei |
I should be able to, yes |
13:23.18 |
andrei |
the task you gave me , to add packet size as a
parameter for example |
13:23.42 |
andrei |
it's not a difficult task, I just find it
difficult to divide my focus |
13:23.52 |
brlcad |
understandable |
13:24.03 |
brlcad |
but then that's also a good bite-sized
piece |
13:24.09 |
brlcad |
shouldn't take even an hour |
13:25.13 |
brlcad |
I'm just worried that if you put no time in
day after day, you WILL fall substantially behind |
13:25.47 |
brlcad |
swapping out everything on libpkg for even a
couple days will make the next day you come back to it that much
more unproductive as you relearn where you left off |
13:26.59 |
brlcad |
so an hour a day should be a minimum just to
keep it in context, otherwise by sunday you'll be more than a week
behind because of the time to relearn your context |
13:27.44 |
brlcad |
that task is particularly well-suited -- it's
probably 10 lines of code |
13:29.11 |
andrei |
indeed, there's no excuse for that, I ll do it
now. |
13:33.04 |
andrei |
I just added tpkg.c to the cmake
list |
13:33.11 |
andrei |
does this seem correct? |
13:33.16 |
andrei |
set(LIBPKG_SOURCES |
13:33.17 |
andrei |
<PROTECTED> |
13:33.19 |
andrei |
<PROTECTED> |
13:33.20 |
andrei |
<PROTECTED> |
13:33.22 |
andrei |
<PROTECTED> |
13:33.23 |
brlcad |
nope |
13:33.23 |
andrei |
<PROTECTED> |
13:33.50 |
brlcad |
tpkg.c is application code, pkg.c is library
code |
13:34.25 |
brlcad |
tpkg needs to be added as another uninstalled
application -- see some examples in src/libbu/CMakeLists.txt like
test_vls |
13:34.49 |
andrei |
I m looking there at the moment |
13:35.14 |
brlcad |
the build system update would make for a fine
patch by itself |
13:35.34 |
andrei |
yeah, it s nice that I can see if it works
before submitting it. |
13:35.37 |
brlcad |
or include it with the command-line option
addition |
13:43.23 |
andrei |
how do I build tpkg using cmake? |
13:46.11 |
andrei |
ah, I found it. I just ran make install
again. |
13:48.00 |
andrei |
there is some issue with the dependencies, I
ll look into it now. |
13:48.02 |
andrei |
http://slexy.org/view/s21SyGhl5i |
13:51.25 |
andrei |
Nevermind that, it compiled
succesfully. |
14:22.50 |
CIA-65 |
BRL-CAD: 03phoenixyjll * r50639
10/brlcad/trunk/src/librt/primitives/pipe/pipe_brep.cpp: A small
change from double to fastf_t. |
14:34.25 |
``Erik |
andrei: you should be able to run it without
installing... run "make tpkg" and the updated binary will be in
bin/ (like, /home/andrei/brlcad/build/bin if you built in
/home/andrei/brlcad/build), as a staging area before
install |
14:45.48 |
CIA-65 |
BRL-CAD: 03Phoenix 07http://brlcad.org * r3719
10/wiki/User:Phoenix/GSoc2012/Reports: /* Week 1 */ |
14:49.45 |
brlcad |
crdueck: your mentor showed me a pretty
fantastic report he had stashed away, relevant to your
project |
14:50.47 |
brlcad |
crdueck: http://www.dtic.mil/dtic/tr/fulltext/u2/274936.pdf |
14:56.47 |
crdueck |
brlcad: wow, very nice. i'll send him an email
regarding it, thanks |
14:56.47 |
brlcad |
starseeker: ahh, just saw your e-mail, looks
like you found that too |
14:57.12 |
brlcad |
the scan is nowhere near as nice as the
original... :) |
14:57.28 |
brlcad |
but it is legible .. and from 1962!
:) |
15:06.09 |
starseeker |
nifty! |
15:06.19 |
starseeker |
wonders if that original is
scannable... |
15:07.27 |
starseeker |
grumbles... the odd
pathnames distcheck test is failing silently (or some parts of it
are) - they "complete" successfully by not doing what they should
be doing |
15:07.34 |
starseeker |
looks like repository.sh is one of
them |
15:10.24 |
CIA-65 |
BRL-CAD: 03starseeker * r50640
10/brlcad/trunk/src/libbu/test_booleanize.c: distcheck failure -
use of strcmp |
15:10.39 |
CIA-65 |
BRL-CAD: 03phoenixyjll * r50641
10/brlcad/trunk/src/librt/primitives/revolve/revolve_brep.cpp:
Fixed the wrong revolution axis: the endpoint should be v3d+axis3d.
Further modifications are still needed. |
15:29.44 |
brlcad |
starseeker: it's got a nice bound
edge |
15:29.54 |
brlcad |
scannable, but would have to destroy and
rebind it |
15:30.55 |
*** part/#brlcad kane_
(~kane@e182053064.adsl.alicedsl.de) |
15:38.18 |
``Erik |
starseeker:
for(i=1;i<=1<<10;i<<=1)if(v<=i)return
i; |
15:39.14 |
andrei |
that looks like verilog? |
15:46.54 |
andrei |
should I output an usage error when called
without the size argument, or if no argument I should consider the
already stated size? |
15:51.52 |
CIA-65 |
BRL-CAD: 03Phoenix 07http://brlcad.org * r3720
10/wiki/User:Phoenix/GSoc2012/Reports: /* Week 1 */ |
15:55.08 |
CIA-65 |
BRL-CAD: 03phoenixyjll * r50642
10/brlcad/trunk/src/librt/primitives/revolve/revolve_brep.cpp:
Changed the plane origin of the sketch. |
15:56.54 |
andrei |
or should I enforce providing 3
arguments? |
18:32.28 |
*** join/#brlcad jbschw
(~jbschw@ool-4355ee10.dyn.optonline.net) |
20:10.40 |
CIA-65 |
BRL-CAD: 03tbrowder2 * r50643 10/brlcad/trunk/
(6 files in 3 dirs): make more readable, add info on both log files
in event of error |
20:48.43 |
CIA-65 |
BRL-CAD: 03tbrowder2 * r50644 10/brlcad/trunk/
(6 files in 3 dirs): undoing bad commit rev 50643 |
20:56.30 |
CIA-65 |
BRL-CAD: 03starseeker * r50645
10/brlcad/trunk/misc/CMake/BRLCAD_CheckFunctions.cmake: Add _T
suffix to SIZEOF vars |
20:57.34 |
CIA-65 |
BRL-CAD: 03bob1961 * r50646
10/brlcad/trunk/src/libbu/sscanf.c: Special case for size_t on
windows. |
20:59.06 |
CIA-65 |
BRL-CAD: 03bob1961 * r50647
10/brlcad/trunk/src/libtclcad/tclcad_obj.c: Calling bu_sscanf
instead of sscanf. This eliminates more windows specific
problems. |
21:06.27 |
CIA-65 |
BRL-CAD: 03tbrowder2 * r50648
10/brlcad/trunk/regress/vls.sh: make more readable, add info on
both log files in event of error |
21:29.26 |
*** join/#brlcad cristina
(~cristina@188.24.79.30) |
21:49.20 |
CIA-65 |
BRL-CAD: 03Tbrowder 07http://brlcad.org * r3721
10/wiki/Undoing-a-commit: New page: Sometimes one may inadvertently
commit a change that was not intended. For example: $ svn ci
test_vls.c ... revision: 9999 We want to "uncommit" the change. But
if we don't want to los... |
22:18.26 |
CIA-65 |
BRL-CAD: 03Tbrowder 07http://brlcad.org * r3722
10/wiki/Undoing-a-commit: Adding a clear example of backing out an
unintentional commit |
22:27.04 |
CIA-65 |
BRL-CAD: 03Tbrowder 07http://brlcad.org * r3723
10/wiki/Undoing-a-commit: finish first cut at the example |
22:30.03 |
CIA-65 |
BRL-CAD: 03Tbrowder 07http://brlcad.org * r3724 10/wiki/SVN: add
llink to a helper page |
22:31.10 |
CIA-65 |
BRL-CAD: 03Tbrowder 07http://brlcad.org * r3725 10/wiki/SVN: make
link more readable |
23:46.20 |
CIA-65 |
BRL-CAD: 03Sean 07http://brlcad.org * r3726
10/wiki/Undoing-a-commit: clarify. the change forever lives in
history so it can be extracted with svn diff. merge applied to
trunk checkout, not trunk itself. |
23:56.35 |
*** join/#brlcad jbschw
(~jbschw@ool-4355ee10.dyn.optonline.net) |