01:00.15 |
*** join/#brlcad KimK
(~Kim__@wsip-184-176-200-171.ks.ks.cox.net) |
01:51.24 |
*** join/#brlcad archivist
(~archivist@host81-149-189-98.in-addr.btopenworld.com) |
04:28.26 |
*** join/#brlcad paulproteuss
(~paulprote@rose.makesad.us) |
08:17.23 |
*** join/#brlcad KimK
(~Kim__@wsip-184-176-200-171.ks.ks.cox.net) |
14:28.36 |
brlcad |
*yawn* |
16:04.07 |
CIA-68 |
BRL-CAD: 03bob1961 * r52512
10/brlcad/trunk/src/libtclcad/tclcad_obj.c: A hole flag is now
expected to be included with each polygon contour. |
16:07.51 |
*** join/#brlcad flash_
(~flash@adsl-ull-28-58.49-151.net24.it) |
16:09.13 |
CIA-68 |
BRL-CAD: 03bob1961 * r52513
10/brlcad/trunk/src/libged/polyclip.cpp: More tweaks to
ged_polygons_overlap. |
16:42.44 |
*** join/#brlcad stas
(~stas@host-static-92-115-48-61.moldtelecom.md) |
17:47.41 |
*** join/#brlcad merzo
(~merzo@0-223-200-46.pool.ukrtel.net) |
18:28.47 |
starseeker |
http://www.copenhagensuborbitals.com/resources_downloads.php |
18:53.27 |
CIA-68 |
BRL-CAD: 03starseeker * r52514
10/brlcad/trunk/src/librt/test_botpatches.cpp: Move loop building
logic into function in preparation for building multiple loops
(inner and outer) per patch. |
19:10.56 |
CIA-68 |
BRL-CAD: 03starseeker * r52515
10/brlcad/trunk/src/librt/test_botpatches.cpp: Try building inner
loops. Not generating totally valid breps yet. |